

# Compal Confidential

**EL4C4 & FL454**

**DIS M/B Schematic Document**

**Intel Whiskey Lake Processor with DDR4**

**www.teknisi-indonesia.com**


**MX110 (23x23mm)**

**2018-10-18**

**LA-H082P**

**REV: 1.0**

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom	Document Number <b>LA-H082P</b>
				Date: Monday, October 22, 2018	Sheet 1 of 53



Voltage Rails

power plane	B+	+5VALW +3VALW +1.8VALW +1.05VALW	+1.2V +2.5V	+5VS +3VS  +1.05VS_VCCSTG +VCC_CORE +VCC_GT +VCC_SA  +1.05VS_VCCIO +1.8VS +0.6VS
State				
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

BOM Structure Table

Item	BOM Structure
DIS Only Components	DIS@
UMA Only Components	UMA@
HDMI Logo	45@
Touch Screen	TS@
Memory Down - SDP Package	SDP@
Memory Down - DDP Package	DDP@
GPU GC6 Components	GC6@
Un-Mount GPU GC6 Components	NOGC6@
Colay SATA/PCIE on M2	SSD_DET@
EMI Category	EMI@
ESD Category	ESD@
RF Category	RF@
Test Point	TP@
Keyboard BackLight	KBL@ NOKBL@
	S540@ S340@ C340@
Project select	ONEKEY@
OneKeyBattery	NON_ONEKEY@
Intel CNVi	CNVi@ NONCNVi@
	N17S_G0@ N17S_G2@
GPU select	N16S@ N17S@
Connectors	ME@

Item	BOM Structure
X4E	X4ES540@ X4EC340@
On Board RAM	MD@
no On Board RAM	NO_MD@
On Board RAM X76 Resistors	X76RAM@
DRAM (Hynix 4GB)	H4G_S540@
DRAM (Micron 4GB)	M4G_S540@
DRAM (Samsung 4GB)	S4G_S540@
	H4G_VRAM@ H4G@ H4G_R1@ H4G_R3@
VRAM (Hynix 4GB)	S4G_VRAM@ S4G@ S4G_R1@ S4G_R3@
VRAM (Samsung 4GB)	M4G_VRAM@ M4G@ M4G_R1@ M4G_R3@
VRAM (Micron 4GB)	

USB 2.0 Port Table

Port	External USB Port
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	Touch Screen
5	
6	Camera
7	Fingrt Print
8	
9	
10	NGFF WLAN+BT

USB 3.0 Port Table

Port	
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	
5	
6	

PCIe Port Table

Port	Lane	
1		
2		
3		
4	0	
5	0	
6	1	
7	2	
8	3	
9	3	DGPU
10	2	
11	1	
12	0	
13	0	CardReader
14	0	NGFF WLAN+BT
15	1	
16	0	SSD2

SATA Port Table

Port	
0	
1A	SSD1
1B	
2	SSD2

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h
		thermal sensor	1001 101ab 21h

PCH SM Bus address

GPU SM Bus address

Device	Address	Device	Address
DDR_JOIMM1	1010 000x A0h		
Touch Pad		Internal thermal sensor	1001 111x 9Eh

SMBUS Control Table

	SOURCE	DGPU	BATT	CHARGER	NECP388	SODIMM	TP	PCH	G-SENSOR	THM sensor
EC_SMB_CK1	NECP388	X	V	V	X	X	X	X	X	X
EC_SMB_DA1	+3VL		+3VALW	+19 V_VN						
EC_SMB_CK2	NECP388	V	X	X	V	X	X	V	X	V
EC_SMB_DA2	+3VS				+3 V			+3S		+3VS
EC_SMB_CK4	NECP388	X	X	X	X	X	X	X	V	X
EC_SMB_DA4	+3VS							+3VS		
SOC_SMBCLK	PCH	X	X	X	X	V	V	X	X	X
SOC_SMBDATA	+3VALW					+3 V	+3VS			
SOC_SML0CLK	PCH	X	X	X	X	X	X	X	X	X
SOC_SML0DATA	+3VALW									
EC_SMB_CK2	PCH	X	X	X	X	X	X	X	X	X
EC_SMB_DA2	+3VS	V			V					

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	OFF	OFF	OFF	OFF

www.teknisi-indonesia.com

CPU

UC1 B_8145U@ QQRW02.1GBGA SA0000C920	UC1 R_8265U@ QQRW01.8GBGA SA0000C920	UC1 T_8565U@ QQRW01.8GBGA SA0000C920
UC1 B_8145U_R3@ SRDIYW02.1G SA0000C930	UC1 R_8265U_R3@ SREJQW01.6G SA0000C930	UC1 T_8565U_R3@ SREJPW01.6G SA0000C930

DRAM S540

ZZZ S4G_S540@ K4A8G16SWC-BCTD X7680C3BL05	ZZZ H4G_S540@ H5AN8G16JRC-VKC X7680C3BL04	ZZZ M4G_S540@ MT40A512M16LY-075:E X7680C3BL06
---	---	---

DRAM C340

ZZZ3 S4G_C340@ K4A8G16SWC-BCTD X7680C3BL06	ZZZ2 H4G_C340@ H5AN8G16JRC-VKC X7680C3BL04	ZZZ1 M4G_C340@ MT40A512M16LY-075:E X7680C3BL05
--	--	--

PCB

ZZZ PCB@ PCB 20A LA-H081P REV0 MB 4 DA8001H000
--

X4E X4E\_S540\_14

ZZZ X4ES540@ X4E_S540_14 X4EAF3BL51
---

X4E\_C340\_14

ZZZ X4EC340@ X4E_C340_14 X4EAF3BL01
---

GPU

UV1 N17S_G0@ N17S-G0-A1 SA0000CC800	UV1 N17S_G2@ N17S-G2-A1 SA0000CC800
---	---

VRAM S540

ZZZ VH4S_S540@ H5GC8H24AJR-R2C X7680C3BL01	ZZZ VM4G_S540@ MT51J256M32HF-80:B X7680C3BL03
--	---

VRAM C340

ZZZ VH4G_C340@ H5GC8H24AJR-R2C X7680C3BL01	ZZZ VM4G_C340@ MT51J256M32HF-80:B X7680C3BL03
--	---

## AAXOS Schematic




G3-&gt;S0

S0-&gt;S3/DS3



S0/DS3-&gt;S0

S0-&gt;S5





www.teknisi-indonesia.com

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	D0PB_CTRLDATA	Pull up to 3.3 V with 2.2-k $\Omega$ ohm $\pm$ 5% resistor	No Connect
Port 2	D0PC_CTRLDATA	Pull up to 3.3 V with 2.2-k $\Omega$ ohm $\pm$ 5% resistor	
Port 3	D0PD_CTRLDATA	Pull up to 3.3 V with 2.2-k $\Omega$ ohm $\pm$ 5% resistor	
Port 4	D0PE_CTRLDATA	Pull up to 3.3 V with 2.2-k $\Omega$ ohm $\pm$ 5% resistor	




**< For ODT & VTT Power Control >**  
DDR\_VTT\_CTRL to DDR\_VTT supplied ramped  
<35uS  
(t<sub>CPURIS</sub>)

UC111  
VDD  
VTT  
GND  
S4000US000  
CC1  
100K  
CC2  
100K  
1.2V  
3.3V  
DDR\_PG\_CTRL  
DDR\_VTT\_PG\_CTRL [44]





Security Classification	Compel Secret Data		Rev:	
Issued Date	2018/04/09	Declassified Date	2018/07/09	File #
The SECRET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE INFORMATION. THIS SECRET HAS BEEN TRANSFERRED FROM THE CONTROL OF THE U.S. GOVERNMENT TO THE U.S. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION THEREON CAN BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			WHL-U(2/12)DDR4 LA-H028P	
Date	Monday, October 26, 2018	Time	01	PM








- If USB 3.1 Port 1 is used for 4-wire DCI.OOB (BSSB), and alternate functionality is also used on the pin, pull up to V3.3S with  $>100k$  resistor to avoid noise.
- If USB 3.1 Port 1 is used for DCI.OOB (BSSB) 4-wire BSSB, and NO alternate functionality is used, leave float.
- If DCI.OOB (BSSB) 2+2 functionality is used, pull up to V3.3S with a 4.7K resistor.

1 = eSPI is selected for EC



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>WHL-U(3/12)SPI,SMB,LPC,ESPI</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size D Custom	Document Number <b>LA-H082P</b>
				Date: Monday, October 22, 2018	Sheet 8 of 53 Rev 0.2





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	WHL-U(4/12)HDA,EMMC,SDIO,CSI2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number	Rev 0.2
				Custom	LA-H082P
				Date	Monday, October 22, 2018
				Sheet	9 of 53



GPIO\_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default




1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GPIO1\_MOSI (Internal Pull Down):

Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode




PCH EDS : M.2 CNV Mode Select

GPP\_F6/CNV\_RGI\_DT

0 = Integrated CNVi enable.




1 = Integrated CNVi disable.




CNVi RGI\_DT pin gets the pull-down resistor (1K ohm) from the internal CRF module when CNVi is enabled. There must not be any pull-down resistor connected on the board.




Capacity	Description	X76	PART NUMBER R1	GPP B19 OBRAM ID	GPP B20 OBRAM ID	GPP B21 OBRAM ID
	WITHOUT ON-BOARD RAM	N/A	N/A	0 -	0 -	0 -
4GB	SAMSUNG 2666MHz K4A8G16SW-BCTD EL451	X7680638L05	SA0000B6F00	0	0	1
	SAMSUNG 2666MHz K4A8G16SW-BCTD EL4C1	X7680538L06	SA0000B6F00	0	0	1
	HYUNIX 2666MHz H5AN8G6NCJR-VKC EL451	X7680638L04	SA0000BMN00	0	1	0
	HYUNIX 2666MHz H5AN8G6NCJR-VKC EL4C1	X7680538L04	SA0000BMN00	0	1	0
	MICRON 2666MHz MT40A512M16LY-075E EL451	X7680638L06	SA0000ARD20	0	1	1
	MICRON 2666MHz MT40A512M16LY-075E EL4C1	X7680538L05	SA0000ARD20	0	1	1
	N/A	N/A	N/A			





Function	MODEL SETTING1	MODEL SETTING0
C340	GPP D12 ( - 0 )	GPP D11 ( - 0 )
S340	0	1
S540	1	0




Function	DGPU_PRST# GPP C15 ( 1 )
DIS	1
UMA Only	








Function	MODEL SETTING2
Array MIC	GPP A20 ( - )
Single MIC	10







**+1.8VALW TO +1.8VS**




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>WHL-U(8/12)Power</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title <b>WHL-U(8/12)Power</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>LA-H082P</b>	Rev 0.2
				Date: Monday, October 22, 2018	Sheet 13 of 53











## SVID ALERT



## SVID DATA




Security Classification	Compal Secret Data			Title	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	WHL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number	Rev
				LA-H082P	0.2
				Date	Monday, October 22, 2018
				Sheet	15 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	WHL-U(11/12)GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	LA-H082P
				Custom	Rev 0.2
				Date	Monday, October 22, 2018
				Sheet	16 of 53






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>WHL-U(12/12)CFG,RSVD</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number Custom <b>LA-H082P</b>	Rev 0.2
Date: Monday, October 22, 2018				Sheet 17 of 53	

Interleaved Memory




Co-layer for SDP / DDP Memory DIE



On Board RAM - Data Mapping


U4	DQ	U2	DQ	U3	DQ	U1	DQ
DQ0	D13	DQ0	D29	DQ0	D43	DQ0	D60
DQ1	D14	DQ1	D30	DQ1	D44	DQ1	D61
DQ2	D15	DQ2	D31	DQ2	D45	DQ2	D62
DQ3	D16	DQ3	D32	DQ3	D46	DQ3	D63
DQ4	D17	DQ4	D33	DQ4	D47	DQ4	D64
DQ5	D18	DQ5	D34	DQ5	D48	DQ5	D65
DQ6	D19	DQ6	D35	DQ6	D49	DQ6	D66
DQ7	D20	DQ7	D36	DQ7	D50	DQ7	D67
DQ8	D21	DQ8	D37	DQ8	D51	DQ8	D68
DQ9	D22	DQ9	D38	DQ9	D52	DQ9	D69
DQ10	D23	DQ10	D39	DQ10	D53	DQ10	D70
DQ11	D24	DQ11	D40	DQ11	D54	DQ11	D71
DQ12	D25	DQ12	D41	DQ12	D55	DQ12	D72
DQ13	D26	DQ13	D42	DQ13	D56	DQ13	D73
DQ14	D27	DQ14	D43	DQ14	D57	DQ14	D74
DQ15	D28	DQ15	D44	DQ15	D58	DQ15	D75
DQ16	D29	DQ16	D45	DQ16	D59	DQ16	D76
DQ17	D30	DQ17	D46	DQ17	D60	DQ17	D77
DQ18	D31	DQ18	D47	DQ18	D61	DQ18	D78
DQ19	D32	DQ19	D48	DQ19	D62	DQ19	D79
DQ20	D33	DQ20	D49	DQ20	D63	DQ20	D80
DQ21	D34	DQ21	D50	DQ21	D64	DQ21	D81
DQ22	D35	DQ22	D51	DQ22	D65	DQ22	D82
DQ23	D36	DQ23	D52	DQ23	D66	DQ23	D83
DQ24	D37	DQ24	D53	DQ24	D67	DQ24	D84
DQ25	D38	DQ25	D54	DQ25	D68	DQ25	D85
DQ26	D39	DQ26	D55	DQ26	D69	DQ26	D86
DQ27	D40	DQ27	D56	DQ27	D70	DQ27	D87

CLOCK TERMINATION









# Reverse Type

## 2-3A to 1 DIMMs/channel






Layout Note: Place near JDIMM1

Note: Check voltage tolerance of VREF\_DQ at the DIMM socket



JDIMM1 ADDRESS PLACE CLOSE TO DIMM










Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population N16	N17	Location
N16 PEX_IQVDD	N17 PEX_HVDD	Supply Rail			
GB2B-64, GB2C-64	1.0 $\mu$ F X65	0402	1	4	Under GPU
	4.7 $\mu$ F X65	0603	0	1	Under GPU
	4.7 $\mu$ F X65	0603	1	2	Near GPU
	10 $\mu$ F X65	0805	0	2	Midway between GPU and Power Supply
	22 $\mu$ F X65	0805	0	1	Midway between GPU and Power Supply
N16 PEX_IQVDDQ	N17 PEX_HVDDQ	Supply Rail			
GB2B-64, GB2C-64	1.0 $\mu$ F X65	0402	1	4	Under GPU
	10 $\mu$ F X65	0603	1	2	Near GPU
	10 $\mu$ F X65	0805LP	1	2	Midway between GPU and Power Supply
	22 $\mu$ F X65	0805LP	1	1	Midway between GPU and Power Supply

Table 3-18. PEX SVDD 3V3 and PEX PLL HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 $\mu$ F	X7R	0402	1	Near GPU
4.7 $\mu$ F	X5R	0603	2	Near GPU

```
To POWER
trace width: 16mils
differential voltage sensing
differential signal routing.
```

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
PEX_PLLVDD Supply Rail					
GB20-64	0.1 $\mu$ F	X7R 0602	1	N/A	Under GPU
	2.2 $\mu$ F	X5R 0603	1	N/A	Near GPU
	4.7 $\mu$ F	X5R 0805	1	N/A	Near GPU
PEX_VDDIO_V1 Supply Rail					
GB20-64	4.7 $\mu$ F	X5R 0603	2	N/A	Near GPU

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
PEX_PLL_HVDD Supply Rail					
GB20-64	2.2 $\mu$ F	X7R 0602	1	+	Near GPU

Table 3-17. PEX PLLVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 $\mu$ F	X7R	0402	1	Under GPU
1.0 $\mu$ F	X5R	0603	1	Near GPU
4.7 $\mu$ F	X5R	0805	1	Near GPU

## DAC\_A





Table 8. Other PLLs Power Decoupling and Filtering

GPU	Type	Footprint	Population	N16	N17	Location
PLL VDD (N17: KS_PLLVDD) Supply Rail						
GB2B-64, GB2C-64	0.1 $\mu$ F X7R	0402	1	0	0	Under GPU
	22 $\mu$ F X5R	0805	1	0	0	Near GPU
Bead Type						
	L2=30 $\Omega$ (ESR=0.05 $\Omega$ )	0402	1	0	0	Near GPU
SP_PLLVDD and VID_PLLVDD Combined Supply Rails						
GB2B-64, GB2C-64	0.1 $\mu$ F X7R	0402	2	0	0	Under GPU
	10 $\mu$ F X5R	0603	1	0	0	Near GPU
	47 $\mu$ F X5R	0805	1	0	0	Near GPU
Bead Type						
	L2=300 $\Omega$ (ESR=0.2 $\Omega$ )	0603	1	0	0	Near GPU



GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2-64, GB2B-64, GB4B-128	PLL VDD	0.1 $\mu$ F X7R	0402	1	Under GPU
		22 $\mu$ F X5R	0805	1	Near GPU
Bead Type					
		30 $\Omega$ (ESR=0.05 $\Omega$ )	0402	1	Near GPU





Table 3-33. SP\_PLLVDD Power Rail Filtering<sup>1</sup>


GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64	SP_PLLVDD	0.1 $\mu$ F X7R	0402	1 per ball	Under GPU
GB2B-64	(+ VID_PLLVDD) <sup>1</sup>	10 $\mu$ F X5R	0603	1	Near GPU
GB4B-128		47 $\mu$ F X5R	0805	1	Near GPU
GB3B-256					
Bead Type					
		300 $\Omega$ (ESR=0.2 $\Omega$ )	0603	1	Near GPU

Note:  
1. SP\_PLLVDD and VID\_PLLVDD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 8024 x 768 with a 240 Hz refresh rate.


## IFPC




## IFPD




## X'TAL




## IFPA/B



## IFPE/F



## IFPF



# GPU Decoupling CAPs @ Power Page








Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	N16	N17	Location
FBVDDQ Supply Rail for GDDR5					
GB2B-64, GB2C-64	0.1 $\mu$ F	X7R 0402	2	0	Under GPU
	1 $\mu$ F	X7R 0603	2	8	Under GPU
	4.7 $\mu$ F	X6S 0603	2	0	Under GPU
	10 $\mu$ F	X6S 0603	0	2	Under GPU
	10 $\mu$ F	X6S 0603	1	1	Near GPU
	22 $\mu$ F	X6S 0603W	1	3	Near GPU



GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2C-64 GDDR5	0.1 $\mu$ F	X7R 0402	2	Under GPU
	1 $\mu$ F	X7R 0603	2	Under GPU
	4.7 $\mu$ F	X6S 0603	2	Under GPU
	10 $\mu$ F	X5R 0805	1	Near GPU
	22 $\mu$ F	X5R 0805	1	Near GPU




NC (N17: GPCLL\_AVDD) Supply Rail

GPU Package	Capacitor Type	Footprint	Population	Location
GB2C-64	0.1 $\mu$ F	X7R 0402	N/A	Under GPU
	4.7 $\mu$ F	X6S 0603	N/A	Near GPU
	22 $\mu$ F	X6S 0805	N/A	Near GPU

Bead Type

L=30 $\Omega$ (ESR=0.010 $\Omega$ )	Footprint	Population	Location
0603	N/A	1	Near GPU







GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64	3V3_MAIN	0.1 $\mu$ F	X6S 0402	2	Under GPU
GB2B-64		1 $\mu$ F	X5R 0603	1	Near GPU
GB4B-128		4.7 $\mu$ F	X5R 0603	1	Near GPU
GB3B-256					
GB2-64	3V3_AON	0.1 $\mu$ F	X6S 0402	1	Under GPU
GB2B-64		1 $\mu$ F	X5R 0603	1	Near GPU
GB4B-128		4.7 $\mu$ F	X5R 0603	1	Near GPU
GB3B-256					

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.

\*\* XPWR pins are configurable. These pins are not connected on the substrate. Therefore, XPWR pins can be assigned as needed, to improve Top layer routing, power delivery.



[illegible]

M	disabled	disabled	disabled	disabled
Preferred, do not configure				
Configurations	(Reserved)			

DR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE


Functions Selected by This Strapping				
SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	

[illegible][illegible]






### +3VS to +3VS\_DGPU



### +3VS to +3VS\_DGPU\_AON



#### 7.3.2.1 Power-Up Sequence


The following power-up sequence is required:

1V8\_AON → 1V8\_MAIN → NVVDD → NVVDDS / PEX\_DVDD → FBVDD(Q)

► All GPU power rails must ramp up after 1V8\_AON.

► FBVDD(Q) should ramp up after NVVDDS and PEX\_DVDD.

All other 1.8V power rails can ramp up with 1V8\_MAIN including PEX\_HVDD and all PLLVDD rails; all other 1V power rails can ramp up with PEX\_DVDD.



re 7.5 Example of Power-Up Sequencing Order

#### 7.3.2.2 Power-Down Sequence




Table 7. Output EDP-Continuous

	NVVDD	GPU FBIO	FB Total <sup>1</sup>	1.0V Total <sup>1</sup>	1.8V Total <sup>2</sup>
	—	1.35V <sup>4</sup>	1.35V <sup>4</sup>	1.0V <sup>4</sup>	1.8V <sup>4</sup>
Product	(A)	(A)	(A)	(A)	(A)
N17S-LG	15.4	2.5	5.0	0.1	0.2
N17S-G1	30.0	3.0	5.6	0.1	0.3
N17S-G0 <sup>6</sup>	27.8	3.2	5.8	0.2	0.5
N17S-G2 <sup>6</sup>	28.6	3.2	5.8	0.2	0.5





Figure 8.9 GC OFF Entry/Exit Timing Diagram

Table 8.1 GC OFF Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

Security Classification	Compell Secret Data	Compell Secret Data	Compell Secret Data
Issued Date	2017/10/27	Deciphered Date	2019/04/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION RECORDING MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc.			Rev
DGPU DC/DC Interface			0.2
LA-H082P			0.2
Date: Monday, October 22, 2018			Sheet 26 of 63

## VRAM Memory Partition A

Table 7-4. GDDR5 Mode H Mapping






GB2-64, GB28-64, GB48-128	Channel 0_31	GB2-64, GB28-64, GB48-128	Channel 1 32..63
CM00	CS*	CM016	CS*
CM01	A3_BA3	CM017	A3_BA3
CM02	A2_BA0	CM018	A2_BA0
CM03	A4_BA2	CM019	A4_BA2
CM04	A5_BA1	CM020	A5_BA1
CM05	WE*	CM021	WE*
CM06	A7_A8	CM022	A7_A8
CM07	A6_A11	CM023	A6_A11
CM08	AB1*	CM024	AB1*
CM09	A12_RFU	CM025	A12_RFU
CM10	A0_A10	CM026	A0_A10
CM11	A1_A9	CM027	A1_A9
CM12	RA5*	CM028	RA5*
CM13	R5T*	CM029	R5T*
CM14	CKE*	CM030	CKE*
CM15	CAS*	CM031	CAS*
GB2-64, GB28-64, GB48-128 Channel 0 & 1			
CM32	Not used		
CM33*	Not used		
CM34	DEBUG0*		
CM35	DEBUT1*		

Notes:


1. Not available in GB2-64 and GB48-64 packages.
2. GPU debug pins not connected to JRM- see section 7.1.13.

**Notes:**


1. Not available in G82-64 and G82B-64 packages.
2. GPU debug pins not connected to URAM. See section 7.1.13.



# LCD POWER SWITCH




# CAMERA POWER CIRCUIT




# DISPLAY OFF




# HOT PLUG DETECT



# eDP CONNECTOR





# Touch Screen POWER CIRCUIT






Security Classification	Compal Secret Data		Title	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.2
Date: Monday, October 22, 2018				Sheet 28 of 53

## HDMI




Security Classification		Compal Secret Data			
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				Customer	LA-H082P
				Rev	0.2
				Date:	Monday, October 22, 2018
				Sheet	29 of 53

NGFF WLAN /BT(Key E)



The connectivity module power supply pin shall be connected directly to the rail DSW.  
From  
567240\_Intel\_Wireless\_AC\_9560\_Jefferson\_Peak\_EPS\_Rev1.  
1

PCH EDS : M.2 CNV Module Select  
GPP\_F6/CNV\_RGI\_DT  
0 = Integrated CNVi enable.  
1 = Integrated CNVi disable.




Note: The real behavior of BT\_DISABLE are  
BT\_DISABLE=LOW, BT-OFF  
BT\_DISABLE=HIGH, BT-ON

Security Classification	2018/04/09	Compal Secret Data	2019/04/09	Title	Compal Secret Data
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Sheet Document Number	LA-H082P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.2
Date: Monday, October 22, 2018					Sheet 30 of 53







# CX11880




## Speaker




## ESD




## EMI




## Combo Jack (Normal Open)




## +5VS --> +5VDDA\_CODED






## +3VS --> +10VDD\_CODED



## +3VS --> +3VDD\_CODED




## +1.8VS --> +1.8VDD\_CODED



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2018/05/04	Deciphered Date
2019/04/09		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DRIBBING/R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev
Title		HD Audio Codec_CX11880
Size Documents Number		Custom
LA-H082P		0.2
Date: Tuesday, October 23, 2018		Sheet 32 of 53







### Keyboard BackLight\_SELECT

Function	KBL_ID
KBL	1
NO KBL	0


PH on KB side




# Finger printer




# Touch Pad




# Keyboard Backlight



# Keyboard





# BATT LED




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/5/3	Deciphered Date	2019/04/09	Title: <b>KBL/KBD/LED/TP/HS Conn.</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Document Number C	Rev. 0.2
				LA-H082P	
				Date: Monday, October 22, 2018	Sheet 34 of 63



THERMISTOR



G-Sensor




FAN




Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2017/5/3	Deciphered On	2019/04/09	FAN / Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-H082P
Date: Monday, October 22, 2018				Sheet: 35 of 53


# USB3.0\_Port (AOU\_Port)




## USB Charge switch



## USB3.0\_Port
















## I/O CONN



www.teknisi-indonesia.com


## USB3.0\_Port

<b>TI @</b>	 UT4 TI@ SN6SLVPE502ARGER	 RT48 TI@ 0_0402_5%	 RT22 TI@ 0_0402_5%	 RT49 TI@ 4.7K_0402_5%	 RT50 TI@ 4.7K_0402_5%	 RI51 TI@ 4.7K_0402_5%
<b>PA @</b>	 UT4 PA@ PS8713BTQFN24GTR2-A2	 RT25 PA@ 4.7K_0402_5%				
<b>PE @</b>	 UT4 PE@ P3EQX7502AIDZEX TQFN24	 RT49 PE@ 4.7K_0402_5%	 RT24 PE@ 4.7K_0402_5%	 RT28 PE@ 4.7K_0402_5%		




Security Classification		Compal Secret Data		<b>Type-C USB redriver</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Skin Document Number Customer: <b>LA-H082P</b>	
				Date: Monday, October 22, 2018      Sheet 37 of 53	

### TYPE-C - CC+MUX (RTS5448-GR)




**MUX MISC.**




Power switch enable pin	Note
Low Active	RT7/RT10 mount
High Active	RT10 mount, RT7 don't mount

Power switch OCP pin	Note
Low Active	RT8/RT11 mount
High Active	RT11 mount, RT8 don't mount


## TYPE-C CONNECTOR



USB2.0




## ESD COMPONENTS




Security Classification	Compall Secret Data		Company Electronics Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	
THIS SHEET OF ENGINEERING DRAWINGS ARE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN THE STRICTEST CONFIDENCE AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS INC. ANY UNAUTHORIZED DISCLOSURE OR USE OF THIS INFORMATION MAY BE SUBJECT TO LEGAL ACTION. THIS SHEET OF ENGINEERING DRAWINGS ARE THE PROPERTY OF COMPAL ELECTRONICS INC. AND ARE TO BE KEPT IN THE STRICTEST CONFIDENCE AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS INC. ANY UNAUTHORIZED DISCLOSURE OR USE OF THIS INFORMATION MAY BE SUBJECT TO LEGAL ACTION.			Sheet Count	Rev
			LA-H082P	
			Monday, October 22, 2018	1 Sheet (3 of 3)


DC to DC





DISCHARGE CIRCUIT



MISC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	DC to DC / Discharge / MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet Document Number	Rev
				LA-H082P	0.2
				Date: Monday, October 22, 2018	Sheet 39 of 53




www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	PWR- DCIN / Vin Detector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom KBL	Rev 0.1
				Date: Monday, October 22, 2018	Sheet 40 of 53






**PH201 under CPU bottom side :**  
**CPU thermal protection at 93 +-3 degree C**  
**Recovery at 56 +-3 degree C**



www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	PWR- BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom	KBL
				Date:	Monday, October 22, 2018
				Sheet	41 of 53
				Rev	0.1


## ISL95520A\_Hybrid\_Boost\_V2.mdd



SY8286B\_V3\_single.mdd  
SY8286B\_V3\_dual.mdd


Check pull up resistor of SPOK at HW side

Fsw : 600K Hz EN1 and EN2 dont't be floating.  
EN : H>0.8V ; L<0.4V




**+3VALWP** ○ — 1   2 — ○ **+3VALW**  
@PJ401  
JUMP 43X118

SY8286C\_V3\_single.mdd  
SY8286C\_V3\_dual.mdd



```
keep short pad,  
snubber is for EMI only.
```

www.teknisi-indonesia.com



Vout is 4.998V~5.202V

TDC=8A

The diagram shows a signal path starting from a terminal labeled **+5VALWP**. This terminal is connected to a red wire that passes through a **1k** resistor. After the resistor, the wire connects to the input of a **74VHC123** timer. The timer is also connected to a terminal labeled **+5VALW**. The output of the timer is labeled **@PJ402** and is connected to a component labeled **43X118**.


+5VLP      @PJP402  
JUMP\_43X39      1 2      +VL

<b>Security Classification</b>		<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	<b>+3VALW/+5VALW</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	
				Date:	Monday, October 22, 2018
				Sheet	43 of 53

RT8207P_single_V3.mdd	For Single layer
RT8207P_dual_V3.mdd	For Dual layer

RT8207P_single_V3.mdd	For Single layer
RT8207P_dual_V3.mdd	For Dual layer

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A




Switching Frequency: 540kHz  
Ipeak=8A  
Iocp~9.6A  
OVP: 113%~120%  
VFB=0.75V, Vout=1.3545V

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title <b>RT8207P</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number Custom	<b>LA-H082P</b> 0.1
Date: Monday, October 22, 2018		Sheet 44 of 53			

# Module model information


APL5930\_V2.mdd




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	APL5930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	LA-H082P
				Customer	KBL
				Date	Monday, October 22, 2018
				Sheet	45 of 53

# Module model information


SY8286\_V2\_single.mdd  
SY8286\_V2\_dual.mdd




www.teknisi-indonesia.com



Module model information  
 RT3602AE\_U22\_RU42\_colay\_V1A.mdd for IC portion  
 RT3602AE\_U22\_RU42\_colay\_V1B.mdd for SW portion








```
H/S AON6280:
R DS(ON) (at V GS =10V) < 6.8m
R DS(ON) (at V GS =4.5V) < 10.5m

L/S AON6214:
R DS(ON) (at V GS =10V) < 2.8m?
R DS(ON) (at V GS =4.5V) < 3.5m?
```



VCC\_CORE  
FSW=450kHz  
Choke=0.15uH  
DCR=0.9 mohm +/- 5%

VCC\_GT  
FSW=450kHz  
Choke=0.15uH  
DCR=0.9 mohm +/- 5%

VCC\_SA  
FSW=600kHz  
DCR=6.2 mohm +/- 5%

```
U22
LL=2.4 mohm
TDC=21A
ICCMAX=32A
```


```
U22
LL=3.1 mohn
TDC=18A
ICCMAX=31A
```

```
U22
LL=10.3 mohm
TDC=4A
ICCMAX=5A
OCP=10A
```


U42  
LL=2.4 mohm  
TDC=42A  
ICCMAX=64A  
OCP=70A

U42  
LL=3.1 mohm  
TDC=12A  
ICCMAX=28A  
OCP=39A

```
U42
LL=10.3 mohm
TDC=4A
ICCMAX=5A
OCP=10A
```



Security Classification	Compall Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title CPU Power stage Doc# Internal Number Date: Mar 26, 2018 (Rev 1 of 1)
THIS SET OF ENGINEERING DRAWINGS ARE THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETENT AGENCY/BAO FOR ANY PURPOSES OR BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				



SA  
pop:  
22uF\_0603\*10  
1uF\_0201\*7  
unpop:  
22uF\_0603\*2

330uF\*1  
22uF\*37  
1uF\*9  
0.47uF\*4  
unpop:  
22uF \*7  
1uF\*1

www.teknisi-indonesia.com

2017/06/06  
VCORE Output Capacitor:  
U42  
22uF\_0603\*41  
1uF\_0201\*35  
330uF \*2  
UNPOP  
22\_0603\*1

R1, R2, R3, R4, R5, C are based on VGA type to set.

Vboot=Vvref\*(Rref2/(Rref1+Rref2+Rboot))  
 $R_t = R_{refadj} // (R_{boot} + R_{ref2})$   
 $V_{min} = V_{vref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_t / (R_{ref1} + R_t)]$   
 $V_{max} = V_{vref} * R_{ref2} / [(R_{ref1} // R_{ref2}) + R_{boot} + R_{ref2}]$   
 $V_{out} = V_{min} + N * V_{step}$   
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

PSI pull up on HW side  
**+1.8VGS\_+3VGS\_AON**

OpenVReg Configurations:(PSI pin)

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.4V
1 phase with CCM	0.7V to 0.88V
2 phase with DEM	1.08V to 1.35V
2 phase with CCM	1.6V to 5.5V

PWM VID and Output voltage control

- 1.Boot mode
2. Standby mode (don't support)
3. Normal mode

Module model information:  
 RT8816A-2P\_NVVDDS\_V2A.mdd for IC portion  
 RT8816A-2P\_NVVDDS\_V2B.mdd for SW portion

VGA\_B+

+VGA\_CORE

VGA\_B+

+VGA\_CORE

Near GPU Core

+VGA CORE  
 GB4-128 package

Under GPU Core

N16S-GTR  
 +VGA\_CORE  
 EDP-Continuous 26.5A  
 EDP-Peak 53A  
 OCP min 63.6A

N17S-G1  
 +VGA\_CORE  
 EDP-Continuous 29.7A  
 EDP-Peak 59.2A  
 OCP min 71.1A


Remark:  
 1. Switching frequency setting: (Ton pin)  
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2p)$   
 $= 352Khz$

For debug only,  
 HW side need other resistor

Current Limit threshold setting  
 $Rocset = (I_{valley} * R_{ds(on)} * 12) / I_{coset}$

Security Classification		Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number Custom	Rev 0.1
				Date: Monday, October 22, 2018	Sheet 50 of 53

SY8286\_V1\_single.mdd  
SY8286\_V1\_dual.mdd



## Version change list (P.I.R. List)

Page 1 of 1  
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	To avoid shortage issue and fix BOM error		Add PR407(SD028000080,S RES 1/16W 0 +-5% 0402) Change PQ1661 PN from SB000012900 to SB000011200	2018/07/31	EVT
2	Modify BOM for X1 code		Change PQ314 from SB00000ST00 to SB000009Q80	2018/08/10	DVT
3	Modify BOM for X1 code		Change PC315,PC411,PC702,PC1202 from 680P_0603_50V7K to 680P_0402_50V7K	2018/08/10	DVT
4	Modify Vin detector setting for 4 cell battery		Change PR306 from 287K_0402_1% to 392K_0402_1%	2018/08/16	DVT
5	Change Battery connector P/N		Change JBATT1 to ACES 60757-00802-001	2018/08/16	DVT
6	Change +3VALWP IC solution		Change PU401 from SY8286BRAC to SY8386BRHC	2018/08/16	DVT
7	Change +1.05VALWP & +1.35VGSP IC solution		Add PR1209(SD034100180,S RES 1/16W 1K +-1% 0402) Change PU701 & PU1201 from SY8286RAC to SY8386RHC	2018/08/16	DVT
8	Charger IC Vendor suggestion		Change PR330 from 349_0402_1% to 100_0402_1% Change PC321 from 0.015U_0402_25V7K to 0.033U_0402_25V7K Change PR333 from 182K_0402_1% to 150K_0402_1%	2018/08/27	DVT
9	Follow cost down action		Change PC9120,PC9126,PC9127,PC9129 from 0.47U_0201_4V6M to 0.47U_0201_6.3V6K	2018/08/27	DVT
10	Change PQ311 P/N		Change PQ311 P/N from SB00001IL00 to SB00001C500	2018/08/27	DVT
11	Charger IC Vendor suggestion		PC307 & PC309 change from SE000005Z80(S CER CAP 0.22U 25V K X7R 0603) to SE00000WA00(S CER CAP 0.47U 25V K X5R 0402)	2018/08/27	DVT
12	Follow cost down action		PCZ19 change from SE000013J00(S CER CAP 0.22U 25V K X6S 0402) to SE000015W00(S CER CAP 0.22U 25V K X5R 0402)	2018/08/27	DVT
13	Follow cost down action		PCZ3,PCZ13,PCZ16 change from SE074104K80(S CER CAP 0.1U 50V K X7R 0402) to SE00000G880(S CER CAP 0.1U 25V K X5R 0402)	2018/08/27	DVT
14	Follow cost down action		PC505 , PC1204 change from SE00000W210(S CER CAP 0.1U 25V K X7R 0402) to SE00000G880(S CER CAP 0.1U 25V K X5R 0402)	2018/08/27	DVT
15	Fine tune for U42 CPU transient test result		Add PC9103, PC9187 ,PC9188 ,PC9189(22U_0603_6.3V6M)	2018/08/29	DVT
16	Follow HW request		Change PR826 from 100K to 10K	2018/08/29	DVT
17	Fine tune for U42 CPU transient test result		Change PRZ35 from 4.22K to 2.8K      Change PRZ71 from 182K to 19.1K Change PCZ11 from 150p to 330p      Change PRZ48 from 30K to 28K Change PRZ67 from 115 to 7.68K      Change PRZ54 from 22.1K to 24.3K Change PRZ70 from 549K to 5.62K Change PRZ68 from 374 to 4.64K	2018/08/30	DVT
18	Fine tune for U22 CPU transient test result		Delete PC9101,PC9166,PC9167,PC9168,PC9169,PC9170,PC9171,PC9068,PC9080,PC9002,PC9003,PC9027,PC9034 for U22 CPU SKU	2018/09/05	DVT
19	To avoid RTC loos issue		Delete PR1(45.3K_0603_1%) Change PR2 from 1.5K_0603_1% to 0_0603_5%	2018/09/06	DVT
20	0 ohm change to short pad		Change PR304,PR305,PR332,PR407,PR413,PR508,PR511,PR709, PR601, PR606,PR705, PR711,PR803 to short pad	2018/10/11	PVT

<b>Security Classification</b>		<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PIR (PWR)</b> Size Document Number Custom <b>Z_BDW</b> Rev 0.1	
Date: Monday, October 22, 2018				Sheet 52 of 53	

## Page 1 of 1 for EE

www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title <b>EE (PWR)</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size/Document Number Custom		R ev 0.3
				LA-H082P		
Date: Monday, October 22, 2018				Sheet	53 of 53	